

(12) UK Patent Application (19) GB (11) 2 306 249 (13) A

(43) Date of A Publication 30.04.1997

(21) Application No 9621156.0

(22) Date of Filing 10.10.1996

(30) Priority Data

(31) 60005076
60006688

(32) 11.10.1995
14.11.1995

(33) US

(71) Applicant(s)

International Rectifier Corporation

(Incorporated in USA - Delaware)

233 Kansas Street, El Segundo, California 90245,
United States of America

(72) Inventor(s)

Daniel M Kinzer
Kenneth Wagers

(74) Agent and/or Address for Service

Marks & Clerk
57-60 Lincoln's Inn Fields, LONDON, WC2A 3LS,
United Kingdom

(51) INT CL⁶

H01L 21/336 29/78

(52) UK CL (Edition O)

H1K KGX K1AB9 K1CA K11D K11D1 K4C14 K9B1
K9B1A K9C2 K9E K9R2

(56) Documents Cited

EP 0635888 A1 US 5240872 A

(58) Field of Search

UK CL (Edition O) H1K KAAG KABF KABG KCAV
KCAK KGAGF KGAGX KGX
INT CL⁶ H01L 21/336 29/06 29/78
Online: WPI

(54) Termination structure for semiconductor device and process for manufacture thereof

(57) A termination structure for semiconductor devices and a process for fabricating the termination structure are described which prevent device breakdown at the peripheries of the device. The termination structure includes a polysilicon field plate 32a located atop a portion of a field oxide region and which, preferably, overlays a portion of the base region. The field plate may also extend slightly over the edge of the field oxide to square off the field oxide taper. The termination structure occupies minimal surface area of the chip and is fabricated without requiring additional masking steps. A polysilicon layer 32 extends over a gate oxide layer 31 of active cells 100, 101, 103, 104. The structure may be applied to MOSFETS and gate turn-off devices.




FIG. 4